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In order to clarify the origin of enhanced leakage currents observed in As1-implanted junctions
annealed at a temperature as low as 450 °C@M. M. Oka, A. Nakada, K. Tomita, T. Shibata, T. Ohmi,
and T. Nitta, Jpn. J. Appl. Phys.34, 796 ~1995!#, two-step implantation/anneal experiments have
been conducted and the spatial distribution of end-of-range defects has been investigated. As a
result, it has been demonstrated that the residual damage in 450 °C annealed junctions is strongly
influenced by the doping level ofp-type silicon substrate. The defects were found deeply
distributing in the substrate, i.e., about 350 nm below the silicon surface when the doping level was
2.531015 cm23. The defect distribution further extends for higher boron doping levels. Taking
these experimental results into account, As1-implantedn1p junctions were formed on substrates
having varying doping levels. About two orders of magnitude reduction in the leakage current was
observed with decrease in the substrate boron concentration from 1016 to 1014 cm23. For low boron
concentration of 1.631014 cm23, the leakage current level as low as 1.731029 A/cm2 has been














































Solid-phase epitaxy~SPE! of ion-implanted layers in
silicon performed at low temperatures~below the melting
point of aluminum, for instance! is a key to establish tota
low-temperature processing. This will allow us to use lo
resistivity metals more abundantly in the heart of dev
structures, leading to great speed enhancement of sc
devices.1,2 For instance, ultrahigh-speed integrated circu
having the metal–substrate–metal-gate silicon-on-insul
~SOI! complementary metal–oxide–semiconductor~CMOS!
structure, which is expected to operate at a clock rate as
as 10 GHz,1,2 would become possible.
It is well known that the crystallinity of a fully amor
phized layer formed by ion implantation can be restored
SPE at around 500 °C,3 and that implanted dopant impuritie
can also be activated at temperatures in this range;4 however,
junctions annealed at low temperatures~below 800 °C! are
known to exhibit much higher leakage currents than th
annealed at high temperatures~900–1000 °C!.5–7 This is due
to the residual damage existing beyond the location
amorphous/crystalline~A/C! interface,8–10 which is known
as so-called end-of-range~EOR! defects.~It is classified as
category II defects in Ref. 10!.
Some of the EOR defects, such as large disloca
loops, can be reduced by eliminating contaminants in
duced into the junction during the ion implantation, e.g.,
sidual gas molecules which are adsorbed on the wafer
face and then recoil implanted into the substrate,11 the
oxygen recoil from screen oxides,2,11 and the metal contami
a!Electronic mail: nakada@sse.ecei.tohoku.ac.jp
b!Also with: Laboratory for Electronic Intelligent Systems, Research In
tute of Electrical Communication, Tohoku University, 2-1-1 Katahi














nation caused by high-energy ion-beam sputtering of me
components installed in the ion implanter.12,13 These con-
taminants act as nucleation sites for dislocation loop form
tion during SPE in the postimplantation annealing. By elim
nating such contamination sources as completely as poss
junctions having leakage currents about four orders of ma
nitude smaller than previously reported data4,5 have been ob-
tained at an annealing temperature as low as 450 °C.13 How-
ever, this leakage current is still about two orders
magnitude higher than that obtained with high-temperatu
~1000 °C! annealing.13 Furthermore, it is suggested in Ref
14 that the enhanced leakage current could be attributed
defects distributing considerably deep in the bulk of silico
i.e., residual EOR defects, such as point defects and/or th
clusters.
The purpose of this article is to experimentally clarif
the behavior of the residual EOR defects, and to find ou
way to further reduce the leakage current in 450 °C annea
ion-implanted junctions. In the first place, the spatial distr
bution of the residual EOR defects remaining after low
temperature annealing is studied using a two-st
implantation/anneal technique. It is demonstrated that the
fects are distributing considerably deeper than the depth
the A/C interface, and that the generation of the residu
damage is very sensitively influenced by the boron conce
tration in the substrates. Based on this result,n1p junctions
are formed by As1 implantation and low-temperature an
nealing on varying boron concentration substrates and th
electrical characteristics are measured in order to confirm
influence of substrate boron concentration on the juncti
leakage current. As a result, reverse-bias current in lo
temperature annealed junctions has been drastically redu
by lowering the substrate boron concentration, and t
ti-
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asreverse-bias current as low as 1.731029 A/cm2 at 5 V has
been achieved in 450 °C annealed junctions.
In Sec. II the experimental conditions are summarize
The results and discussion on the distribution of the resid
damage and effect of substrate boron concentration on
integrity of junctions are presented in Sec. III. Finally, con
clusions are given in Sec. IV.
II. EXPERIMENT
An ultraclean ion implanter was employed for th
experiments,11–13 which features a background pressure
10210 Torr and background metallic-contamination level be
low 1010 atoms/cm2 on the wafer surface under typica
source/drain implantation conditions.p-type ~100! silicon
wafers with several boron doping levels were used as lis
in Table I, where the doping concentration was determin
by C–Vmeasurements of MOS diodes prepared on each w
fer.
For the measurement of the spatial distribution of th
residual EOR damage, we employed the following two-st
implantation/annealing experimental technique as illustrat
in Fig. 1. This particular experiment was performed on w
fers with two different boron doping levels indicated as
and E in Table I. At first, 0.6-mm-thick field oxide was ther-
mally grown at 1000 °C by wet oxidation. The backside o
each wafer wasp1 doped by thermal diffusion of boron to
make an ohmic contact, and windows of active areas
mm2 were opened on the wafer surface by wet chemic
etching of the thick field oxide. After wet cleaning, prefor
mation ofn1p junctions having varyingn1-layer thickness
ranging from 150 to 500 nm was conducted by As1 implan-
tation ~first implantation! followed by a conventional high-
temperature annealing at 1000 °C. This high-temperature
nealing was conducted in order to form junctions with as lo
leakage as possible for reference. The junction depth w
varied by changing the annealing time. The first implantatio
was performed at 25 keV with a dose of 23 1015 cm22.
Following annealing was carried out in nitrogen ambient
1000 °C for different times: 8 min for then1-layer thickness
of 150 nm, 30 min for 250 nm, 1 h for 300 nm, 1 h 18 mi
for 350 nm, 2 h for 400 nm, and 4 h for 500 nm. Thes











C Cz 6.3 1014
D Cz 2.531015





aDetermined by MOS capacitance measurement.
bCzochralski.























n1-layer thicknesses were determined by the carrier conce
tration profile measured by four-point-probe measureme
with anodic oxidation.~The sheet resistances of these junc
tions were 56–85V/h depending on the junction depth.! On
each wafer, the chemical-vapor-deposition~CVD! oxide of
500 nm thickness was deposited on the wafer surface, a
windows 0.95 mm2 were opened at preformed junctions on
half of each wafer. The preformed junctions in half of th
wafer were additionally implanted with As1 ~second implan-
tation! while the others were masked by CVD oxide. Th
second As1 implantation was performed with a dose of 2
3 1015 cm22 at four different energies of 25, 50, 75, and 10
keV. Therefore, 90.25% of the preformed junction area wa
exposed to the second implantation and the junction peri
eter was protected from being implanted. The wafers we
then annealed at 450 °C in nitrogen ambient. Annealing tim
was 5 h for samples implanted at 25 keV and 17 h for 50
100 keV. On the other half of each wafer, which was sti
covered with CVD oxide, contact windows were opened
preformed junction surfaces. Finally, forming gas annealin
was carried out at 400 °C for 20 min and aluminum metall
zation was performed on the entire wafer. No postmetalliz
tion annealing was conducted to prevent shallow junctio
from being damaged by possible aluminum spiking. If th
residual EOR defects remaining after the second As1 im-
plantation and the following low-temperature annealin
would distribute beyond the preformedn1p junctions and
they would form much more generation–recombination ce
ters than that of preformed junctions, the leakage currents
the junctions with second implantation should become larg
FIG. 1. Illustration of two-step implantation/anneal experimental procedu
for measuring the remaining damage penetration depth. Very low leaka
n1p junctions having different junction depths were preformed by As1
implantation~first implantation! followed by annealing at 1000 °C for dif-
ferent times. Then As1 were implanted again to the surface of the preforme
junction ~second implantation! and subsequently annealed at 450 °C. Th























































s Athan those without second implantation. Therefore, the d
age penetration depth can be evaluated by comparing
reverse-bias current with or without the second As1 implan-
tation for each preformedn1-layer thickness. The detectio
limit of the residual EOR defects in this experiment is det
mined by the leakage current level of the preformed juncti
so the preformed junction must be prepared as carefully
possible.
In order to investigate the effect of boron concentrat
in silicon substrate on the integrity of 450 °C annealed io
implanted junctions,n1p junctions were prepared by
single As1 implantation process on A–I wafers listed
Table I. In these experiments, As1 implantation was per-
formed to a bare silicon surface at 25 keV with a dose
231015 cm22. The annealing of implanted layers was ca
ried out in the conventional furnace of nitrogen ambient
varying temperatures ranging from 450 to 1000 °C. Anne
ing times were 5 h for 450 °C annealing, 1 h for annealing at
500–900 °C, and 30 min for 1000 °C annealing.
In the present experiments, in order to avoid the cha
in the surface boron concentration, field boron implantat
was not performed. Instead, aluminum gate electrodes~guard
rings! surrounding the active area of then1p junction were
formed and used to suppress the surface inversion due t
positive oxide charge by applying a negative bias. Howev
only in the experiment of annealing temperature depende
~Fig. 6 below! was field boron implantation carried out b
fore field oxidation at 80 keV with a dose o
1.531013 cm22 by protecting active areas with the 0.6-mm-
thick thermal oxide. Annealing at 1000 °C for 1 h innitrogen
ambient was performed then.
III. RESULTS AND DISCUSSION
Figure 2 gives information concerning the penetrat
depth of residual EOR defects which are caused by sec
As1 implantation at 25 keV and remaining after 450 °C a
nealing in A wafer. In this figure, reverse-bias currents m
FIG. 2. Reverse-bias current densities measured at 5 V for junctions with or
without the second As1 implantation as a function of each preforme
n1-layer thickness. The second As1 implantation condition was:
231015 cm22 at 25 keV. The substrate boron concentration w






















sured at 5 V for samples with second implantation are plo
ted as a function of the preformedn1-layer thickness in
comparison with those without second implantation. Sin
the space-charge region of ann1p junction extends predomi-
nantly into a low-dopedp-type substrate, the increase in th
reverse-bias currents due to the second implantation can
correlated to the amount of remaining defects in the posit
deeper than the preformedn1 diffusion layer. From this fig-
ure it can be seen that the defects distribute in the depth
about 350 nm from the surface. This depth is about 19 tim
deeper than the projected range of implanted arsenic i
~18.7 nm!.
The existence of deep-distributed damage found in
present work is in agreement with the postulate in our p
vious paper13,15derived from the forward- and reverse-biase
current measurements of single As1-implanted and low-
temperature annealedn1p junctions. In the present experi
ment the extrinsic dislocation loops created by the seco
implantation in the vicinity of the A/C interface do not con
tribute to the increase in the leakage current, because
implanted region is completely included in the preform
n1 layer and such dislocation loops are known to grow pr
erentially toward the surface and not toward the bulk.9
It has been reported by Sadohet al. that point defects
created by ion implantation are mobile even at room te
p rature and the diffused defects act as carrier removers
scattering centers.15 In their work, the defects can seriousl
affect the electrical properties, such as carrier density
mobility of an entire thin silicon film 600 nm thick. There
fore, it is speculated that the residual EOR defects obser
in the present experiment would be such highly mobile po
defects which have propagated into the substrate during
implantation and/or the clusters of point defects. It is ve
difficult to detect such small point defects or point-defe
clusters by transmission electron microscopy and Rutherf
backscattering; however, the electrical measurement te
nique as we employed here is very sensitive to the existe
of such defect.
Figure 3 shows the dependence of the amount of
residual EOR defects in A wafers on the energy of seco
s
FIG. 3. Reverse-bias current densities measured at 5 V for preformed
n1p junctions ofn1-layer thickness of 500 nm with and without secon
































implantations. The thickness of the preformedn1 layers was
500 nm, thus, the result shows the residual defects existing
the region deeper than 500 nm from the surface. At 25 ke
the reverse-bias currents are almost the same with or with
the second implantation. With the increase in the energ
however, the reverse-bias current increases by orders
magnitude. The value at 100 keV, 4.831028 A/cm2, is
about two orders of magnitude greater than the backgrou
level of 3.43 10210 A/cm2. Therefore, the amount of the
residual defects strongly depends on the acceleration volt
of arsenic ions. This is quite reasonable because high-ene
ions can create a number of point defects through nucl
collisions and resultant energy-loss processes. Lower-ene
ion implantation is preferred in terms of low leakage curre
as well as of ultrashallow junction formation.
In Fig. 4, the reverse-bias current densities at 5 V of both
with and without second implantation are plotted as a fun
tion of the maximum process temperature after the seco
~As 1! implantation. In this particular experiment, the metal
to– n1-contact area was expanded to include the seco
implantation area, thus allowing us to make an ohmic conta
at the periphery even when the amorphous layer is not co
pletely recrystallized. In this experiment, A wafers with th
preformedn1 layer thickness of 250 nm were used. Th
energy of second implantation was 25 keV. About two o
ders of magnitude difference in the leakage current with a
without the second implantation is observed after anneal
at 130 °C for about 1 h. When the annealing at 400 °C for
min was further conducted, however, the difference in t
leakage current is reduced by about one order of magnitu
Therefore it is known that defects remaining after 130 °
thermal treatment is very unstable, and about 90% of t
damage disappears below 400 °C.
Point defects are known to be very unstable at roo
temperature. Therefore the defects responsible for the la
leakage current after 130 °C annealing would be in the fo
of complexes which are more stable than point defects. F
example, divacancy is stable up to 400 °C,15 and a small
interstitial cluster is stable up to 700 °C.7,16The result in Fig.
4 indicates that the one order of magnitude reduction in t
FIG. 4. Reverse-bias current densities at 5 V for n1p junctions of pre-
formed n1-layer thickness of 250 nm as a function of maximum proce
temperature after second (As1) implantation. The second As1 implantation
was performed with a dose of 231015 cm22 at 25 keV. The substrate was

































reverse-bias current after 400 °C annealing would be due t
the disappearance of divacancies. The leakage current r
maining after 450 °C annealing is presumably due to sma
self-interstitial clusters.
The data obtained for A wafer shown in Fig. 2 are re-
plotted in Fig. 5 in order to compare with those of wafer E,
having the boron doping level of 1.3 1017 cm23. The en-
ergy of second implantation was also 25 keV. It is observed
that the leakage currents in junctions formed on high boro
concentration wafers are more than two orders of magnitud
larger than those in junctions on low concentration wafers~at
the preformedn1 layer thickness of 250 nm!, and the defect
distribution extends more than 500 nm from the surface fo
the highly doped wafers.
From this result we can draw an important conclusion
that the amount of residual EOR defects depends strongly o
the boron concentration in the substrate although the reaso
for this is not clear at present. The residual EOR damage ca
be complexes of interstitials with dopant boron. Then their
concentration could increase with the substrate boron con
centration; or we can alternatively speculate that a high con
centration of boron in the substrate would weaken the cova
lent bond strength of the crystal and make the crystal mor
susceptible to damage generation, since an activated boron
silicon crystal removes an electron from a neighboring cova
lent bond. In order to clarify the mechanism, experiments on
damage generation in-type substrates are in progress and
the results will be presented in a future article.
Taking these annealing behaviors of residual EOR de
fects into account, we have studied the effect of substrat
boron concentration on the integrity of low-temperature an
nealedn1p junctions. In the following experiment, junctions
were formed by a single As1 implantation process which
was performed at 25 keV with a dose 23 1015 cm22.
Figure 6 shows the reverse-bias current measured at 5
as a function of the annealing temperature for two substrat
doping concentrations, i.e., for A and B wafers listed in
Table I. When high boron concentration wafers~B! are used,
the leakage current increases by more than three orders
sFIG. 5. Reverse-bias current densities measured at 5 V for junctions with or
without the second As1 implantation as a function of preformedn1-layer
thickness. The second As1 implantation was performed with a dose of
231015 cm22 at 25 keV. Circles and squares represent the data o




























eremagnitude when the annealing temperature is reduced fr
1000 °C down to 450–600 °C. For low boron concentratio
wafers~A!, the increase in the leakage current by lowerin
the annealing temperature is about two orders of magnitu
Therefore, about one order of magnitude reduction in t
leakage currents has been achieved for low-temperat
~450–600 °C! annealed samples by decreasing the substr
boron concentration. Because of the result obtained fro
Fig. 5, we believe this decrease in the leakage current is d
to the reduction of the residual EOR defects by lowering t
substrate boron concentration. Therefore, much lower le
age current should be obtained at 450 °C by lowering su
strate boron concentration.
In Fig. 6 the reverse-bias current of A wafer starts
decrease at an annealing temperature of 700 °C. This ann
ing behavior indicates that the residual EOR damage wo
be stable up to 700 °C, and can be annealed out at a temp
ture above 800 °C. The damage is presumably remaining
the form of small self-interstitial clusters as mentioned abo
that dissolves by annealing at temperatures higher th
700 °C;7,16 however, it should be noted that the As diffusio
during annealing was observed at an annealing tempera
as low as 600 °C due to the defect-induced enhanc
diffusion.11 Such diffusion and the resultant increase in th
junction depth also contributed to the reduction of the lea
age current at higher temperatures. Considering the fa
deep distribution of defects, the main reason for this wou
be the dissolution of the defects.
In Fig. 7 the reverse-bias current a5 V obtained by
postimplantation annealing at 450 °C is plotted as a functi
of the substrate boron concentration in comparison w
1000 °C annealed junctions. Thesen1p junctions formed on
seven different wafers~C–I! were prepared by single As1
implantation and following postimplantation annealing a
450 °C or 1000 °C. It can be clearly seen from these resu
that the difference between 1000 °C and 450 °C annea
junctions becomes smaller as the substrate boron concen
tion decreases. In the case of a low boron concentration w
FIG. 6. Reverse-bias current densities measured at 5 V as afunction of the
annealing temperature for two different substrate doping concentrations~A

































fer of 1.63 1014 cm23 ~G wafer!, for instance, the reverse-
bias current densities at 5 V of 450 and1000 °C annealed
junctions were 1.73 1029 and 1.23 1029 A/cm 2, respec-
tively, yielding almost the same value.
The forward characteristics were also evaluated as th
value of an ideality factor~n value!. Figure 8 shows the
relation between then value and the substrate boron concen
tration. n values were calculated from the average slope o
measured forwardJ–V characteristics between 0.1 and 0.2
V. n values of 450 °C annealed junctions are quite large fo
large boron concentrations, but approach the ideal value of
at the boron concentration of 1.631014 cm23 ~G wafer!. On
the other hand, then value of 1000 °C annealed junctions is
almost constant close to 1. The results in this figure represe
the same tendency as observed for reverse-bias current
Fig. 7.
Figure 9 shows the temperature dependence of revers
bias current at 5 V in these junctions formed on G wafers
~ 1.631014 cm23!. The activation energy of 450 °C an-
FIG. 7. Dependence of reverse-bias current densities measured at 5 V of
n1p junctions annealed at 450 or 1000 °C on the substrate boron conce
tration. Triangles and squares represent FZ and Cz wafers, respective
These junctions were formed by single As1 implantation.
FIG. 8. The relation between value ~ideality factor! and substrate boron
concentration ofn1p junctions annealed at 450 or 1000 °C. Triangles and
squares represent FZ and Cz wafers, respectively. These junctions w





















nealed junction is 1.15 eV, which is close to the band-g
energy of silicon~1.12 eV!. Therefore the diffusion current is
the dominant component in the reverse-bias current and
generation current is very small even at a room temperatu
From these results it is concluded that when low boron co
centration wafers, such as at a level of 1014 cm23, are used,
the residual EOR damage in the ion-implanted silicon is ab
to be perfectly annealed out at a temperature as low
450 °C and excellent junction characteristics have been
tained.
IV. CONCLUSION
We have experimentally demonstrated that boron in s
con substrate plays crucial role in the amount of residu
end-of-range~EOR! defects which remain after 450 °C an
FIG. 9. Arrhenius plots of reverse-bias current density measured at 5 V for
junctions annealed at~d! 450 and~s! 1000 °C. Substrates were G wafer
with the doping concentration of 1.631014 cm23. These junctions were











nealing. It has been also found that the EOR defects distr
ute more than 500 nm deep from the surface when hi
boron concentration substrate of 1.331017 cm23 is used.
However, when low boron concentration substrates
1.631014 cm23 are used we can eliminate the influence o
the residual damage by annealing at a temperature as low
450 °C. As a result, a reverse-bias current at 5 V as low as
1.731029 A/cm2 has been achieved by 450 °C annealing
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